ABSTRACT Low-voltage p-type organic transistors with two types of multi-finger source/drain contacts were fabricated on glass and polyethylene naphthalate. INDEX TERMS Amplifiers, analog circuits, organic thin film transistors, sensors.
I. INTRODUCTION
The consumer uptake of wearable electronics [1] has been propelled by technology-savvy and health-aware consumers around the world. The calculator watch was the first wearable technology reported in the1980s [2] . Today, fitness bands and smart watches that monitor physical activity and record vital signs are becoming smaller and more esthetically pleasing while incorporating a whole spectrum of technologies [3] . Although they represent a commercially-successful first generation of wearable electronics, the future wearable electronics is envisioned to be highly flexible/conformal and even embedded in textiles [4] . Here, technologies that provide such mechanical attributes, in addition to desired electronic performance, are needed.
The low cost, ease of manufacturing, and ability to fabricate organic thin film transistors (OTFTs) on a variety of substrates [5] , including textiles [6] , make such technology suitable for wearable sensors. Some applications reported to date include highly flexible organic thin film transistors (OTFTs) used as mechanical strain sensors on PET substrate [7] , pH detection devices [8] , and multi-functional sensors for detecting temperature changes, light intensity, pressure and nitrogen flow [9] . Being an integral part of an analog sensor, the OTFT can provide two functions. It can act as a signal transducer by converting the physical stimulus to voltage [10] and a signal amplifier. The transconductance and geometry of the transistor play an important role for the latter.
The OTFT transconductance can be increased by several means. If the gate dielectric capacitance and the field-effect mobility are fixed, one way to increase the drain current is by increasing the ratio of the channel width to channel length (W /L), i.e. to increase W and/or reduce L [11] . To date the main focus was on the reduction in L and the demonstration of digital circuits with high operation frequency [12] , [13] . When OTFTs with L = 1 µm and W = 10 µm were used, the transconductance of 12 µS was achieved and ring oscillators based on such transistors exhibited megahertz operation [12] . In such a case the W /L ratio of 10 was used to minimize the transistor parasitic capacitances and thus realize high switching speed. Wearable analog sensors however would not demand such speeds and OTFTs operating at ∼1 kHz would satisfy many applications. Yet, the ability of the transistors to amplify signals remains essential.
If the demand on the transistor operation frequency is relaxed, increasing the channel width W becomes an option.
One of the little explored pathways for increasing W is the use of multi-finger source/drain contacts [14] . Such transistors offer high W /L ratio and therefore high drain current while keeping the overall transistor area reasonably small. This paper significantly advances the state-of-the-art of such transistor structures by achieving low-voltage operation, hysteresis-free transistor characteristics, and, to our knowledge, the highest transconductance for OTFTs on plastic substrate reported to date. Simple voltage amplifier based on such transistors is also shown for the first time. Finally, the chosen transistor dimensions are compatible with the minimum line features achievable by printing [15] , making the transistors with multi-finger source/drain contacts viable for large-scale printed electronics.
II. EXPERIMENTAL DETAILS
Low-voltage bottom-gate, top-contact p-type transistors based on dinaphtho[2,3-b:2 ,3 -f ]thieno [3,2-b] thiophene (DNTT) were fabricated according to the procedure described in [16] either on glass (Ossila, U.K.) or PEN (Optfine PQA1, DuPont Teijin). The gate dielectric bi-layer consisted of aluminum oxide (AlO x ) prepared by UV/ozone oxidation [17] and an octadecyl phosphonic acid (C 18 PA) (Strem Chemicals) monolayer prepared in vacuum [16] . The thickness of the gate dielectric was 11 nm for transistors on glass or 17 nm for transistors on PEN. Dinaphtho [2,3- The fabrication procedure was as follows. A 30-nm-thick aluminum layer was evaporated on the substrate at a rate of ∼ 2 Å/s. Part of each gate electrode was coated with a 40-nm-thick Au to prevent its oxidation. Next, AlO x was prepared by exposing the aluminum to UV/ozone (UVOCS, USA) in ambient atmosphere. To prevent the contamination of the oxidizing surface, the UV/ozone cleaner was enclosed under a Hepa filter. Approximately 20 nm of C 18 PA was grown in Mini-SPECTROS (K. J. Lesker, U.K.) evaporation chamber enclosed in a N 2 -filled glove box (Jacomex, France). The evaporation rate was about 3 Å/s and the substrate was kept at room temperature. Afterwards, the substrate temperature was raised to ∼ 160 • C for 3 hours to remove all physisorbed molecules and to form a monolayer. Next, a 20-nm-thick DNTT layer was thermally evaporated at a rate of 0.5 Å/s at room temperature. Finally, a 50-nm-thick Au layer was evaporated at a rate of ∼ 3 Å/s to complete the transistors. Two different source-drain masks were used (Ossila, U.K.): (a) L = 20 µm and W = 4.03 mm and (b) L = 50 µm and W = 18.23 mm. In addition, four different gate widths were used to allow the additional control of W .
The measurements of the transistors and corresponding metal-insulator-metal (MIM) structures were performed with Agilent B1500A semiconductor device analyzer under dark ambient conditions. The instrument was also equipped with a capacitance module and an arbitrary waveform generator.
The transfer and output characteristics of the OTFTs were measured in a sweep mode. The gate-to-source voltage V gs (or drain-to-source voltage V ds ) was swept from 0 to −2V and back to 0 V. The threshold voltage and field-effect mobility were extracted from the transfer characteristics measured in saturation using MOSFET equations. Subthreshold slope, on-current, off-current and on/off current ratio were also extracted from the saturation curve. Fig. 1(a) shows a cross-section of the transistor. The total thickness of the gate dielectric is ∼11 nm and ∼17 nm for the OTFTs on glass and PEN, respectively. Fig. 1(b) and 1(c) show the top views of the transistors with different multifinger source-drain contacts. Both types of transistors were fabricated on the glass and PEN. Fig. 1(b) ) and narrow-gate ( Fig. 1(c) ) transistors on PEN. The threshold voltage V th and the field-effect mobility µ in the saturation regime are listed in the figures together with the transconductance G m , calculated by the derivation of the transfer characteristic at V gs = V ds = −2 V, and the gate dielectric capacitance. Whether fabricated on glass or PEN, both transistor structures provide the on-current VOLUME 6, 2018 (measured at V gs = V ds = −2 V) in the 10 −5 A range, off-current of ∼10 −11 -10 −10 A, gate leakage current (measured at V gs = V ds = −2 V) less than 10 −10 A, subthreshold slope of ∼100 mV/decade, and transconductance G m between ∼25 and ∼60 µS.
III. EXPERIMENTAL RESULTS
Previously the geometry of multi-finger source/drain contacts was studied in OTFTs based on 6,13-bis(triisopropylsilylethynyl) pentacene [14] . These transistors required high driving voltages of 40 V and the hysteresis in their transfer characteristics increased to ∼15 V as the number of fingers increased from 1 to 4. The turn-on voltage of our transistors is close to zero, leading to very low threshold and operation voltages. In addition, the transfer and output characteristics are hysteresis-free in spite of a large number of fingers.
Next, the ac transconductance was measured by applying a sinusoidal voltage of 1 Hz (see Fig. 1(d) ). The transconductance was calculated as follows:
where i d is the measured peak-to-peak modulation in the drain current and v g is the gate bias sinusoidal voltage of 0.2 V peak-to-peak (Vpp). The d.c. offset of the gate voltage and the drain voltage were held at −2 V, to allow the transistors to operate in the saturation regime. Examples of a.c. transconductance measurements are shown in Fig. 3 . The figure depicts the measured drain current for transistors with different gate widths against time. Transistors with wide and narrow gates both on the glass and PEN are shown. For transistors fabricated on glass the transconductance g m calculated according to (1) increased from ∼31 to ∼62 µS as the W /L increased. For transistors fabricated on PEN the transconductance increased from ∼26 to ∼53 µS as the W /L increased. These values are similar to those obtained by differentiating the transfer characteristic for V ds = V gs = −2 V. They also surpass the highest reported values to date [12] by a factor of 2 to 5.
The transconductance of the transistor in the saturation regime can be expressed as:
where W is the channel width, L is the channel length, µ is the field-effect mobility, C diel is the gate dielectric capacitance, V gs is the gate-to-source voltage, and V th is the threshold voltage. In the saturation regime, the transconductance depends on the gate voltage V gs and is independent of the drain voltage V ds . As seen in Fig. 3 , the measured I d and its modulation is higher for wide-gate transistors (Fig. 1(b) ) compared to narrow-gate ones (Fig. 1(c) ) because the wide-gate transistors possess larger W /L ratio. In addition, as the W /L of the widegate transistors increases, so does the transconductance. This behavior is in agreement with (2) . The transistors fabricated on PEN exhibited slightly lower transconductance when compared to those on glass. While the OTFTs on PEN exhibited slightly higher field-effect mobility, their lower gate dielectric capacitance (0.30 µF/cm 2 compared to 0.42 µF/cm 2 for OTFTs on glass) led to reduced µC diel product.
To investigate the maximum operation frequency (cut-off) of both transistor structures the transconductance was measured as a function of ac frequency. Fig. 4 shows the transconductance of wide-and narrow-gate transistors. The transconductance of the narrow-gate transistor is ∼ 32 µS up to ∼ 10 kHz and its cut-off frequency is 13.4 kHz. However, the wide-gate transistor shows a slightly different behavior. The transconductance at low frequencies is ∼ 60 µS and remains approximately constant up to ∼ 2 kHz. For higher frequencies g m initially increases and then decreases, reaching the maximum value of ∼ 105 µS around 9 kHz. Although this anomaly requires further investigation, both types of transistors are suitable for working with frequencies up to 1 kHz.
Finally, a simple voltage amplifier was built according to Fig. 1(e) . Again, sinusoidal voltage of 1 Hz was applied to the transistor gate and the modulated output voltage was measured below resistor R d . Three different resistor values were used; 5.6 k , 47 k and 220 k . For each transistor and resistor combination, a range of supply voltages V dd was used and the drain current I d and the output voltage V out were measured. The ac voltage gain was calculated as follows:
where v out is the measured peak-to-peak modulation in the output voltage and v g is the gate bias modulation of 0. The gain saturates when the transistor reaches saturation operation. The data of Fig. 6 suggests that regardless of the value of R d , V ds operation point of at least −2.5 V is needed to reach the maximum voltage gain when V g oscillates around −2 V. One can also infer that the resistance between source and drain is ∼100 k , a factor of ∼10 smaller when compared to DNTT transistors with standard source/drain contacts with L = 30 µm and W = 1 mm [10] . This decrease is important for the reduction in both V dd and R d . 
IV. DISCUSSION
Based on the circuit of Fig. 1 (e) V out can be expressed as:
where the drain current I d is a function of V gs and V ds .
If the ac modulation of the gate voltage is turned off, V out becomes the operation point V ds of the transistor. Equation (4) was used to calculate V ds from the known values of V dd , R d and the measured I d . The calculated values are shown as ×-symbols in Fig. 6 . The agreement between the measured and calculated values confirms the validity of (4). In analogy to [18] the differentiation of (4) leads to:
where
where g m is the transconductance and g d the drain conductance of the transistor. The minus sign in (5) means that the phase of the sinusoidal drain current and the output voltage are shifted by 180 • . Since the drain current follows the changes in the gate voltage (see Fig. 3 ), i.e. they are in phase, a phase shift of 180 • between the output and gate voltages exists (see Fig. 5 ).
Combining (5) and (6) leads to the voltage gain:
When the transistor operates in the saturation regime, the drain conductance becomes zero, namely g d = 0. Consequently, the voltage gain can be expressed as: The voltage gain becomes constant and proportional to the transconductance of the transistor and the resistor R d . The saturation of the voltage gain is observed in Fig. 6 for all values of R d . In addition, based on (8) the voltage gain of the transistor shown in Fig. 6(a) should be 30 µS × 5.6 k = 0.168, whereas the measured value is 0.173 V/V. The calculated voltage gain of the transistor of Fig. 6(b) is 46 µS × 47 k = 2.16 whereas the measured value is 2.20 V/V. Finally, the calculated voltage gain of the transistor shown in Fig. 6(c) is 37 µS × 220 k = 8.14, whereas the measured value is ∼ 8.40 V/V. The achieved agreement confirms the validity of the above model for the voltage amplifier of Fig. 1(e) based on the organic transistor. This behavior resembles the one observed for similar voltage amplifiers based on organic electrochemical transistors (OECT) [18] , even though OTFT and OECT operate very differently. While OECT is a 'normally-on' transistor that requires diffusion of ions into the transistor active area to curtail the drain current, OTFT is a 'normally-off' transistor where the field-effect controls the drain current.
To summarize, low-voltage, p-type DNTT transistors with two multi-finger source/drain contacts were studied. Owing to high W /L ratio their a.c. transconductance varies from ∼25 to ∼60 µS. The transistor characteristics are hysteresisfree and both transistor types operate beyond 1 kHz. In addition, simple voltage amplifiers were demonstrated by adding a resistor R d on the drain side of the transistor. For practical applications one would prefer high voltage gain of the transistor while keeping the supply voltage V dd as low as possible. Figs. 5 and 6 show that V dd must be high enough to allow the transistor to operate in saturation. In such a case the output voltage is sinusoidal. To achieve the voltage gain higher than one, a suitable resistor R d must be selected. As the R d increases, the voltage gain in saturation increases, but so does the required V dd . When 
